# High Step-Up Soft-Switched Converters Using Voltage Multiplier Cells 

Sanghyuk Lee, Pyosoo Kim, and Sewan Choi, Senior Member, IEEE


#### Abstract

In this paper, a soft-switched dc-dc converter using voltage multiplier cells is proposed for high-step up application. The proposed converter has the following advantages: 1) doubled voltage conversion ratio of the basic configuration $(N=1)$ compared to the conventional boost converter; 2) zero voltage switching turn ON of switches and zero current switching turn OFF of diodes; 3) low input current ripple, reduced size of the passive component and current stresses of switches due to interleaved structure, and 4) increased flexibility in device selection by adjusting the number of voltage multiplier cells. The proposed converter is compared to some high step-up converters. Experimental results from a $1-\mathrm{kW}$ prototype are provided to validate the proposed concept.


Index Terms-Active-clamping, high step-up, interleaved, soft switched, voltage multiplier cell.

## I. Introduction

RECENTLY, nonisolated high step-up dc-dc converters are used in many applications, such as high-intensity discharge lamp for automotives, dc back-up energy systems for UPS, renewable energy systems, fuel cell systems, and hybrid electric vehicles. In order to provide high output voltage, the classical boost converter should operate at extreme duty cycle, and hence the rectifier diode must sustain a short pulse current with high amplitude. This results in severe reverse recovery as well as high electromagnetic interference problems. Using extreme duty cycle may also lead to poor dynamic responses to line and load variations. Moreover, the input current in these high step-up applications is usually large, but low-voltage-rated MOSFETs with small $R_{\mathrm{DS}(\mathrm{ON})}$ may not be selected since voltage rating of the switch is the same as the high output voltage in the boost converter.

High step-up converters with coupled inductors [1]-[7] can provide high output voltage without using extreme duty cycle and yet reduce the switch voltage stress. The reverse recovery problem associated with rectifier diodes is also alleviated. However, some topologies suffer from losses associated with leakage energy of the coupled inductor. Also, most of the converters with

[^0]a coupling inductor have large input current ripple due to the operation of the coupling inductor.

The switched-capacitor converter [8], [9] does not employ any inductor making it feasible to achieve high power density. However, the efficiency could be reduced to perform output voltage regulation. A major drawback of theses topologies is that attainable voltage gain and power level without degrading system performances are restricted. An effective way of extending these schemes to achieve higher voltage gain or power level has not been discussed.

A single-switch converter with multiplier cells was proposed to attain high output voltage by adding multiplier cells, but current stress of the switch is not trivial to get higher power. It has been demonstrated that the interleaved technique provides the advantages of handling high current and reducing passive component size [10] and [11]. An interleaved converter with voltage doubler characteristic [12] can have low input current ripple and reduced switch current stresses due to interleaved operation; however, extending the scheme to achieve higher voltage gain has not been discussed. An interleaved converter with voltage multiplier cells [13] has been proposed to provide higher voltage gain. A modified SEPIC converter with high-voltage gain has been proposed in [14]. It uses only single switch with reduced voltage rating, and obtains very high voltage gain with small number of components. These schemes are based on the hard-switching operation, and therefore, the switching frequency is limited. Recently, soft-switched interleaved high step-up converters [15]-[19] have been proposed. They are basically operated with zero voltage switching (ZVS) or zero current switching (ZCS) turn ON of switches and do not require additional snubber circuits to clamp voltage spikes associated with magnetic components.

In this paper, an active clamped dc-dc converter is proposed for high step-up applications where the active clamping circuit is able to achieve ZVS turn ON of switches and ZCS turn OFF of diodes as well as clamp the voltage spikes caused by parasitic inductance. Analysis of the inclusion of the active clamping to obtain soft commutation and voltage clamping is carried out. The voltage multiplier cells of the proposed converter can be increased to get high output voltage and/or reduce voltage stresses of components, which results in increased flexibility in device selection.

## II. Proposed High Step-Up Soft-Switched Converter

## A. Operating Principles

Fig. 1 shows the generalized circuit configuration of the proposed high step-up converter which consists of two


Fig. 1. Proposed high step-up soft-switched converter.
inductor-switch legs, an active clamp circuit, an auxiliary capacitor and inductor, and voltage multipliers. The number $N$ denotes number of voltage multipliers where each multiplier is composed of two diodes and two capacitors. The number $N$ should be chosen properly considering the required voltage gain and voltage ratings of the diodes and capacitors. Owing to the operation of the clamp switch the duty cycle of the converter can be extended to the range between 0 and 1 . The active clamping operation helps not only clamp the voltage spikes caused by parasitic inductance in the circuit layout, but also achieve ZVS turn ON of switches and ZCS turn OFF of diodes. The key waveforms and operating states of the proposed converter with $N=1$ are shown in Figs. 2-5. The proposed converter operates under two different regions according to the duty cycle: $D<0.5$ and $D>0.5$. The operating modes of the proposed converter are analyzed based on the two regions.

1) Operation in $D<0.5$ : Fig. 2 shows key waveforms of the proposed converter in the case of $D<0.5$. The operation states of the proposed converter are shown in Fig. 3.
Mode 1 [ $t_{0}-t_{1}$ ]: main switch $\mathrm{S}_{\mathrm{M} 1}$ is turned ON at $t_{0}$, and current on input filter inductor $L_{1}$ starts linearly increasing. The voltage across auxiliary inductor $L_{A}$ can be obtained by $V_{L A}=-V_{C C}+V_{C A}$.
Since voltage $V_{L A}$ becomes negative values, it leads to the conduction of diode $\mathrm{D}_{1}$ and the current on auxiliary inductor $L_{A}$ starts increasing in the direction shown in the equivalent circuit. Switch $\mathrm{S}_{\mathrm{M} 1}$ carries the current on both filter inductor $L_{1}$ and auxiliary inductor $L_{A}$.
Mode $2\left[t_{1}-t_{2}\right]$ : main switch $\mathrm{S}_{\mathrm{M} 1}$ is turned OFF at time $t_{1}$, and the current through main switch $\mathrm{S}_{\mathrm{M} 1}$ is commutated to the body diode of the clamp switch $\mathrm{S}_{\mathrm{C} 1}$. The gating signal for $\mathrm{S}_{\mathrm{C} 1}$ is applied during this mode, and $\mathrm{S}_{\mathrm{C} 1}$ is turned ON under ZVS conditions. The voltage across auxiliary inductor $L_{A}$ becomes equal to $V_{C A}$ which is large positive value leading to fast decrease of current $i_{L A}$. This mode ends when current $i_{L A}$ reaches 0 A . It is noted that diode $\mathrm{D}_{1}$ is turned OFF under ZCS condition.


Fig. 2. Key waveforms of the proposed converter with $N=1(D<0.5)$.


Fig. 3. Operating states of the proposed converter with $N=1(D<0.5)$.

Mode $3\left[t_{2}-t_{3}\right]$ : the output capacitor supplies the load during this mode. Clamp switch $\mathrm{S}_{\mathrm{C} 2}$ is turned OFF, and the current $i_{L 2}$ is commutated to the body diode of the clamp switch $\mathrm{S}_{\mathrm{C} 2}$. It is noted that $\mathrm{S}_{\mathrm{C} 2}$ is turned OFF under ZVS conditions. This mode ends when main switch $\mathrm{S}_{\mathrm{M} 2}$ is turn ON at $t_{3}$. The other half of a cycle is repeated in the same fashion.


Fig. 4. Key waveforms of the proposed converter with $N=1(D>0.5)$.
2) Operation in $D>0.5$ : Fig. 4 shows key waveforms of the proposed converter in the case of $D>0.5$. The operation states of the proposed converter are shown in Fig. 5.
Mode $1\left[t_{0}-t_{1}\right]$ : main switches $\mathrm{S}_{\mathrm{M} 1}$ and $\mathrm{S}_{\mathrm{M} 2}$ are conducting linearly increasing filter inductor currents $i_{L 1}$ and $i_{L 2}$, respectively. The output capacitor supplies the load during this mode.
Mode 2 [ $t_{1}-t_{2}$ ]: main switch $\mathrm{S}_{\mathrm{M} 2}$ is turned OFF at $t_{1}$, and the current through main switch $\mathrm{S}_{\mathrm{M} 2}$ is commutated to the body diode of the clamp switch $\mathrm{S}_{\mathrm{C} 2}$. The gating signal for $\mathrm{S}_{\mathrm{C} 2}$ is applied during this mode, and $\mathrm{S}_{\mathrm{C} 2}$ is turned ON under ZVS conditions. The voltage across auxiliary inductor $L_{A}$ can be obtained by $V_{L A}=$ $-V_{C C}+V_{C A}$.
Since voltage $V_{L A}$ becomes negative values, it leads to the conduction of diode $\mathrm{D}_{1}$ and current $i_{L A}$ starts increasing in the direction shown in the equivalent circuit.
Mode $3\left[t_{2}-t_{3}\right]$ : at the instant when current $i_{L A}$ becomes larger than current $i_{L 2}$, the current through $\mathrm{S}_{\mathrm{C} 2}$ changes its direction. Current $i_{L A}$ keeps linearly increasing.
Mode $4\left[t_{3}-t_{4}\right]$ : clamp switch $\mathrm{S}_{\mathrm{C} 2}$ is turned OFF at time $t_{3}$, and the current through $\mathrm{S}_{\mathrm{C} 2}$ is commutated to the body diode of the main switch $\mathrm{S}_{\mathrm{M} 2}$. The gating signal for $\mathrm{S}_{\mathrm{M} 2}$ is applied during this mode, and $\mathrm{S}_{\mathrm{M} 2}$ is turned ON under ZVS conditions. The voltage across auxiliary inductor $L_{A}$ becomes equal to $V_{C A}$ which is large positive value leading to fast decrease of current $i_{L A}$. This mode ends when current $i_{L A}$ reaches 0 A . It is noted that diode $\mathrm{D}_{1}$


Fig. 5. Operating states of the proposed converter with $N=1(D>0.5)$.

TABLE I
Switching Characteristics of MOSFETs and Diodes Based on Duty Cycle

| Duty cycle range |  | $0<D<0.5$ | $0.5<D<1$ |
| :---: | :---: | :---: | :---: |
| Main Switches <br> $\mathrm{S}_{\mathrm{M} 1}, \mathrm{~S}_{\mathrm{M} 2}$ | Turn on | Hard Switching | ZVS |
|  | Turn off | Hard Switching | Hard Switching |
| Clamp Switches <br> $\mathrm{S}_{\mathrm{C} 1}, \mathrm{~S}_{\mathrm{C} 2}$ | Turn on | ZVS | ZVS |
|  | Turn off | ZVS | Hard Switching |
| Diodes $\mathrm{D}_{1}, \mathrm{D}_{2}$ | Turn on | ZCS | ZCS |
|  | Turn off | ZCS | ZCS |

is turned OFF under ZCS condition. The other half of a cycle is repeated in the same fashion.
It can be seen from Fig. 4 that both main and clamp switches are turned ON with ZVS while they are hard-switched at turning off. However, the hard-switched turn-off should not be a problem since the voltage rating of the main switches can be designed low enough even though the output voltage is high. This is because the voltage rating of the switches is determined by the input voltage, duty cycle, and number of voltage multiplying cells $N$, not directly by the output voltage. For the whole duty cycle range, the diodes are turned OFF with ZCS leading to negligible surge caused by the diode reverse recovery characteristic. The switching characteristics of the switching devices based on the duty cycle are summarized in Table I. For this high-step application, it is recommended that the duty cycle be
designed to be operated greater than 0.5 so that the switching losses of MOSFETs can be minimized.

## B. Voltage Gain Expression

The initial development of the voltage gain expression is considered for $N=1$. It is assumed that the voltage across $C_{C}$ and $C_{A}$ are constant during the switching period of $T$. From the volt-second balance equation for inductor $L_{1}$ or $L_{2}$, the voltage across the clamp capacitor $V_{C C}$ becomes

$$
\begin{equation*}
V_{C C}=\frac{1}{1-D} V_{i} \tag{1}
\end{equation*}
$$

Applying the volt-second balance equation to auxiliary inductor $L_{A}$ the voltage across the auxiliary capacitor $V_{C A}$ is obtained by

$$
\begin{equation*}
V_{C A}=\frac{1}{2} V_{O} \tag{2}
\end{equation*}
$$

As Figs. 2 and 4 illustrate, the parameter $\Delta D$ can be introduced to represent the amount of time it takes the inductor current $i_{L A}$ to travel from its peak value to its zero crossing. For $D<0.5$, this is defined as $\Delta D=\left(t_{2}-t_{1}\right) / T$ in Fig. 2. For $D>0.5$, this is defined as $\Delta D=\left(t_{4}-t_{3}\right) / T$ in Fig. 4. Using this parameter and applying the volt-second balance equation to auxiliary inductor $L_{A}$ between $t_{1}$ and $t_{4}$ results in

$$
\begin{equation*}
\frac{V_{C A}}{V_{C C}}=\frac{1-D}{1-(D-\Delta D)} \tag{3}
\end{equation*}
$$

From (1)-(3), the voltage gain can be expressed as

$$
\begin{equation*}
\frac{V_{O}}{V_{i}}=\frac{2}{1-(D-\Delta D)} \tag{4}
\end{equation*}
$$

$\Delta D$ may cause an output voltage drop as we can see from (4). Since the average value of the diode currents is the same as the average value of the output current $I_{O}$, the peak value of the diode currents can be expressed as

$$
\begin{equation*}
I_{D 1, p k}=I_{D 2, p k}=\frac{2 I_{O}}{1-(D-\Delta D)} \tag{5}
\end{equation*}
$$

The peak value of the diode currents can be expressed as (see the slope of the current $i_{L A}$ in Fig. 4)

$$
\begin{equation*}
I_{D 1, p k}=I_{D 2, p k}=\frac{\left(V_{C C}+V_{C A}-V_{O}\right)(1-D) T}{L_{A}} \tag{6}
\end{equation*}
$$

where $T\left(=1 / f_{S}\right)$ is the switching period. From (1), (2), (5), and (6), the duty cycle $\Delta D$ can be obtained by

$$
\begin{equation*}
\Delta D=D-1+\frac{4 L_{A} I_{O} f_{S}}{2 V_{i}-V_{O}(1-D)} \tag{7}
\end{equation*}
$$

From (4) and (7), the voltage gain of the proposed converter with $N=1$ for $D>0.5$ can be obtained by

$$
\begin{equation*}
\frac{V_{O}}{V_{i}}=\frac{D-1+\sqrt{(1-D)^{2}+16 k}}{4 k}, \quad D>0.5 \tag{8}
\end{equation*}
$$

where $k=\left(L_{A} \cdot f_{S}\right) / R$ and $R$ is the load resistance. In the same way, the voltage gain of the proposed converter with $N=1$ for


Fig. 6. Voltage gain of the proposed converter as a function of duty ratio $D$ for several $N$ and $k$.

TABLE II
Components' Voltage Rating of the Proposed Converter

| Components | Voltage rating |
| :---: | :---: |
| Main and Clamp Switches | $\frac{V_{i}}{1-D}$ |
| Clamp Capacitor $C_{C}$ | $\frac{V_{O}}{2 N}$ |
| Auxiliary Capacitor $C_{A}$ | $\frac{V_{O}}{N}$ |
| Diodes |  |
| Output Capacitors $C_{l} \sim C_{2 N-1}$ |  |

$D<0.5$ can also be obtained by

$$
\begin{equation*}
\frac{V_{O}}{V_{i}}=\frac{D\left(D-\sqrt{D^{2}+16 k}\right)}{4 k(D-1)}, \quad D<0.5 . \tag{9}
\end{equation*}
$$

Similarly, the voltage gain of the proposed converter with $N \geq 2$ can be obtained by

$$
\begin{equation*}
\frac{V_{O}}{V_{i}}=\frac{N\left\{(D-1)+\sqrt{(1-D)^{2}+8 k}\right\}}{2 k}, \quad 0<D<1 \tag{10}
\end{equation*}
$$

From (8)-(10), the voltage gain of the proposed converter is drawn in Fig. 6 as a function of duty ratio $D$ for several $N$ and $k$. Table II lists the voltage ratings of the components of the proposed converter.

## C. ZVS Current and ZVS Range

From Fig. 4, the average value and ripple magnitude of inductors $L_{1}$ and $L_{2}$ can be obtained, respectively, by

$$
\begin{align*}
I_{L, a v} & =\frac{P_{O}}{2 V_{i}}  \tag{11}\\
\Delta I_{L} & =\frac{V_{i}}{L \cdot f_{S}} D \tag{12}
\end{align*}
$$

where $L_{1}=L_{2}=L$.
The peak value of the auxiliary inductor $L_{A}$ can also be obtained by

$$
\begin{equation*}
I_{L A, p k}=\frac{V_{C C}+V_{C A}-V_{O}}{L_{A} \cdot f_{S}}(1-D) \tag{13}
\end{equation*}
$$



Fig. 7. ZVS currents and ZVS ranges of main switches as the function of the input voltage and output power (a) $N=1\left(V_{O}=380 \mathrm{~V}, L=720 \mu \mathrm{H}, L_{A}=\right.$ $\left.6.3 \mu \mathrm{H}, f_{S}=50 \mathrm{kHz}\right)$. (b) $N=2\left(V_{O}=380 \mathrm{~V}, L=120 \mu \mathrm{H}, L_{A}=6.3 \mu \mathrm{H}, f_{S}=50 \mathrm{kHz}\right)$.

The ZVS current of main switches is the difference of inductor current $i_{L}$ and auxiliary inductor current $i_{L A}$ at $t_{7}$, as shown in Fig. 4, can be obtained by

$$
\begin{align*}
& I_{\mathrm{SM}, \mathrm{ZVS}}=I_{L A, p k}-I_{L, \min } \\
& =\frac{V_{i}^{2}\left(2 \cdot L+D \cdot L_{A}\right)+V_{i} \cdot V_{O} \cdot L(D-1)-P_{O} \cdot L \cdot L_{A} \cdot f_{S}}{2 V_{i} \cdot L \cdot L_{A} \cdot f_{S}} \tag{14}
\end{align*}
$$

The ZVS current of clamp switches is the peak value of inductor current $i_{L}$ at $t_{5}$, as shown in Fig. 4, can be obtained by

$$
\begin{equation*}
I_{\mathrm{SC}, \mathrm{ZVS}}=I_{L, \max }=\frac{P_{O} \cdot L \cdot f_{S}+V_{i}^{2} \cdot D}{2 V_{i} \cdot L \cdot f_{S}} \tag{15}
\end{equation*}
$$

To ensure the ZVS turn ON of main switches, the following condition should be satisfied

$$
\begin{equation*}
\frac{1}{2} L_{A} \cdot I_{\mathrm{SM}, \mathrm{ZVS}}^{2}>\frac{1}{2} C_{o s, \text { tot }}\left(\frac{V_{i}}{1-D}\right)^{2} \tag{16}
\end{equation*}
$$

where $C_{o s, \text { tot }}=C_{o s, \mathrm{SM}}+C_{o s, \mathrm{SC}}$ and $C_{o s, \mathrm{SM}}$ and $C_{o s, \mathrm{SC}}$ are output capacitances of main and clamp switches, respectively.

To ensure the ZVS turn ON of clamp switches, the following condition should be satisfied

$$
\begin{equation*}
\frac{1}{2} L \cdot I_{\mathrm{SC}, \mathrm{ZVS}}^{2}>\frac{1}{2} C_{o s, \text { tot }}\left(\frac{V_{i}}{1-D}\right)^{2} \tag{17}
\end{equation*}
$$

In fact, the condition of (17) can easily be satisfied, and therefore ZVS of clamp switches can be achieved over the whole
load range. Using (14) and (16), the ZVS currents and ZVS ranges of main switches as the function of input voltage and output power are plotted in Fig. 7. The ZVS current of the main switch tends to increase as the output power increases. This means that the ZVS turn ON of the main switch can be more easily achieved under the condition of higher output power. It is noted that the ZVS range of the main switch becomes broader for smaller total output capacitance $C_{o s, \text { tot }}$ of MOSFETs. For example, if MOSFETs with total output capacitance $C_{o s, \text { tot }}$ of 7.5 nF are selected, the ZVS turn ON of the main switch can be achieved with output power greater than 200 W at input voltage of 46 V [see Fig. 7(a)]. It should be noted that the ZVS range of the proposed converter with $N=2$ is wider than that with $N=1$ even though it has smaller ZVS current since the right-hand term of (16), the capacitive energy of the MOSFET's output capacitor that should be discharged for ZVS operation, gets much smaller due to the decreased duty cycle.

## D. Design Example

1) Auxiliary Inductor: The auxiliary inductor $L_{A}$ is an important design parameter which determines ZVS turn ON of main switches. From (14) and (16), the minimumvalue of inductor $L_{A}$ for ZVS turn ON of main switches can be obtained as shown in (18) at the bottom of the page. As $L_{A}$ becomes large, the duty cycle should be increased to regulate the output voltage due to the voltage drop across $L_{A}$, leading to increased

$$
\begin{equation*}
L_{A}>\frac{V_{i} \cdot L \cdot\left[\left(A-V_{i}^{2} \cdot D\right) \cdot(1-D)^{2} \cdot\left\{2 V_{i}-V_{O} \cdot(1-D)\right\}+2 B-2 \sqrt{B \cdot\left[\left(A-V_{i}^{2} \cdot D\right) \cdot(1-D)^{2} \cdot\left\{2 V_{i}-V_{O} \cdot(1-D)\right\}+B\right]}\right]}{\left(A-V_{i}^{2} \cdot D\right)^{2} \cdot(1-D)^{2}} \tag{18}
\end{equation*}
$$

where $A=P_{O} L f_{S}$ and $B=C_{o s, \text { tot }} V_{i}^{3} L f_{S}^{2}$


Fig. 8. Key waveforms of auxiliary capacitor $C_{A}$ with $N=1(D>0.5)$.
voltage rating of switches. Therefore, $L_{A}$ should be selected as small as possible once (18) issatisfied.
2) Auxiliary Capacitor: The key waveforms of auxiliary capacitor $C_{A}$ with $N=1$ are shown in Fig. 8. The peak-to-peak voltage ripple $\Delta v_{C A}$ can be obtained by considering the shaded area of $i_{C A}$ as shown in (19) at the bottom of the page. Rearranging (19) gives

$$
\begin{equation*}
\therefore C_{A}=\frac{\Delta i_{C A} \cdot(1-D+\Delta D)}{4 \cdot \Delta v_{C A} \cdot f_{S}} \tag{20}
\end{equation*}
$$

## E. Output Capacitor Voltages

The operating principles of the proposed converter with $N=1$ discussed in the aforementioned sections can also be applied to the proposed converter with $N \geq 2$. The key waveforms of the proposed converter with $N=2$ are shown in Fig. 9. In Fig. 9, only voltage and current waveforms associated with output capacitors are shown since the other waveforms are identical to case of $N=1$. It should be noted that the current waveforms of each output capacitor are different each other, leading to unequal average values and ripple magnitudes of each output capacitor voltage in the multiplier cells. Fig. 10(a) shows the unbalance ratio which is sharply decreased by increasing output capacitances. Output capacitances are chosen to be $6 \mu \mathrm{~F}$, and the unbalance ratios are smaller than $3.7 \%$. The ripple ratio which is determined by capacitor ripple magnitude normalized to average value is shown in Fig. 10(b). The ripple ratios of all capacitor voltages are smaller than $6.6 \%$ with output capacitances of $6 \mu \mathrm{~F}$. The ripple ratio of the total output voltage is $5 \%$.

## III. Performance Comparison

In this section, design examples of the proposed converter are presented to illustrate how to determine optimum number of $N$ for given example specifications:

$$
\begin{aligned}
P_{O} & =1 \mathrm{~kW}, V_{i}=48 \mathrm{~V}, V_{O}=380 \mathrm{~V} \\
f_{S} & =50 \mathrm{kHz}, C_{A}=9 \mu \mathrm{~F}, C_{1-3}=6 \mu \mathrm{~F}
\end{aligned}
$$



Fig. 9. Key waveforms of output capacitors with $N=2(D>0.5)$.
TABLE III
Component Rating Comparison $\left(P_{O}=1 \mathrm{KW}, V_{i}=48 \mathrm{~V}, V_{O}=380 \mathrm{~V}\right.$,
$\left.C_{A}=9 \mu \mathrm{~F}, C_{1-3}=6 \mu \mathrm{~F}\right)$

| Components | Design items | $N=1$ | $N=2$ |
| :---: | :---: | :---: | :---: |
| Switch | $D$ | 0.78 | 0.51 |
|  | $V_{p k}$ | 220 V | 102 V |
| Diode | $V_{p k}$ | 385 V | 205 V |
| Auxiliary Capacitor $C_{A}$ | $V_{a v}$ | 193 V | 100 V |
| Output Capacitor |  |  | 197 V |
| $C_{I} \sim C_{3}$ | $V_{a v}$ | 380 V | 190 V |
|  |  |  | 184 V |

First, the duty cycle that affects voltage ratings of switches, diodes, and capacitors are calculated for several $N$ using (8)-(10). It should be noted that choosing higher value of $N$ reduces the required duty cycle, resulting in reduced voltage ratings of the component. However, this in turn increases the numbers of components. In case of $N>2$, the operating duty cycle becomes smaller than 0.5 , which causes hard-switched turn ON of main switches. The component ratings of the proposed converter with $N=1$ and $N=2$ are shown in Table III, respectively.

In this section, the proposed converter is compared to some of the recently introduced high step-up interleaved soft-switching converters [15]-[17]. The comparison has been performed in terms of the utilization factor of switching devices and energy volume of passive components, etc., and the results are listed in Table IV. In terms of switch and diode utilization factors of the topologies, [15] and [16] are the best, respectively. The switch utilization factor of the proposed converter is moderate. But

$$
\begin{equation*}
\Delta v_{C A}=\frac{1}{C_{A}}\left[\int_{0}^{(1-D) T}\left\{\frac{\Delta i_{C A}}{2(1-D) T} t\right\} d t+\int_{(1-D) T}^{(1-D+\Delta D) T}\left\{-\frac{\Delta i_{C A}}{2 \cdot \Delta D T} t+\frac{\Delta i_{C A}(1-D+\Delta D)}{2 \cdot \Delta D}\right\} d t\right] \tag{19}
\end{equation*}
$$

TABLE IV
Comparison Between Conventional High Step-Up Converters and Proposed Converter
$\left(P_{O}=1 \mathrm{~kW}, V_{i}=48 \mathrm{~V}, V_{O}=380 \mathrm{~V}, f_{S}=50 \mathrm{kHz}, \Delta I_{\mathrm{in}}=2 \%, \Delta V_{O}=5 \%\right)$

|  |  | Reference [15] | Reference [16] | Reference [17] | Proposed |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Chosen topology |  | Fig. 2 | Fig. 6 | Fig. 2 (d) | Fig. 1 with $N=2$ |
| Operating duty cycle |  | 0.64 | 0.66 | 0.72 | 0.51 |
| Switches | $V_{p k} I_{p k}$ | $2 \times 136 \mathrm{~V}, 20.8 \mathrm{~A}$ | $\begin{gathered} 144 \mathrm{~V}, 20.5 \mathrm{~A} \\ 144 \mathrm{~V}, 19 \mathrm{~A} \\ 144 \mathrm{~V}, 18.6 \mathrm{~A} \\ 144 \mathrm{~V}, 17 \mathrm{~A} \\ \hline \end{gathered}$ | $\begin{gathered} 190 \mathrm{~V}, 37.1 \mathrm{~A} \\ 190 \mathrm{~V}, 36 \mathrm{~A} \\ 121 \mathrm{~V}, 12.6 \mathrm{~A} \end{gathered}$ | $\begin{aligned} & 104 \mathrm{~V}, 29.3 \mathrm{~A} \\ & 104 \mathrm{~V}, 28.8 \mathrm{~A} \\ & 104 \mathrm{~V}, 21.9 \mathrm{~A} \\ & 104 \mathrm{~V}, 20.4 \mathrm{~A} \end{aligned}$ |
|  | q | 2 | 4 | 3 | 4 |
|  | $\mathrm{U}^{*}$ | 0.1768 | 0.0925 | 0.0649 | 0.0958 |
|  | Switching method | ZCS | ZVS | ZVS | ZVS |
| Diodes | $V_{p k}, I_{p k}$ | $\begin{gathered} 256 \mathrm{~V}, 11 \mathrm{~A} \\ 256 \mathrm{~V}, 9.7 \mathrm{~A} \\ 136 \mathrm{~V}, 12.2 \mathrm{~A} \\ 136 \mathrm{~V}, 11.7 \mathrm{~A} \end{gathered}$ | $\begin{gathered} 141 \mathrm{~V}, 8.4 \mathrm{~A} \\ 137 \mathrm{~V}, 13.6 \mathrm{~A} \\ 128 \mathrm{~V}, 14.5 \mathrm{~A} \\ 120 \mathrm{~V}, 7.9 \mathrm{~A} \\ \hline \end{gathered}$ | $2 \times 737 \mathrm{~V}, 7.6 \mathrm{~A}$ | 204V, 14.9A $193 \mathrm{~V}, 13.9 \mathrm{~A}$ $2 \times 185 \mathrm{~V}, 14.8 \mathrm{~A}$ |
|  | q | 4 | 4 | 2 | 4 |
|  | $\mathrm{U}^{\text {\% }}$ | 0.1170 | 0.1709 | 0.0893 | 0.0893 |
|  | Reverse recovery losses | small | negligible | negligible | negligible |
| Filter inductors $L_{1}, L_{2}$ |  | 900 uH | 650 uH | 900 uH | 120 uH |
| Output capacitors |  | 2 uF | 5uF | 1 uF | 6 uF |
| Total energy volume of inductors ( $\Sigma \mathrm{LI}^{2}$ ) |  | 0.03 J | 0.07 J | 0.1 J | 0.01 J |
| Total energy volume of capacitors ( $\Sigma \mathrm{CV}{ }^{2}$ ) |  | 1.23 J | 2.74 J | 0.14 J | 0.76 J |

${ }^{*} \mathrm{U}($ Utilization factor $)=\frac{P_{O}}{V_{p k} \times I_{p k} \times \mathrm{q}}, \quad$ where $\mathrm{q}=$ number of components.

(b)

Fig. 10. Output capacitor voltages as a function of output capacitance (a) unbalance ratio and (b) ripple ratio ( $\left.P_{O}=1 \mathrm{~kW}, V_{i}=48 \mathrm{~V}, V_{O}=380 \mathrm{~V}\right)$.
the proposed converter and topology [17] have the lowest diode utilization factors. The reverse recovery loss of the topology [15] was alleviated, but somewhat larger compared to other topologies. The topology [17] has the smallest total energy volume of the capacitors, but the requirement for input current ripple was not satisfied even with the filter inductance larger than $900 \mu \mathrm{H}$. The topology [16] has the largest total energy volume of the capacitors.

## IV. Experimental Results

The proposed converter with $N=1(N=2)$ has been built in the laboratory. The system parameters used in the experiment is as follows:
$P_{O}=1 \mathrm{~kW}, V_{i}=48-60 \mathrm{~V}, V_{O}=380 \mathrm{~V}, D=0.78$ (0.51)
$f_{S}=50 \mathrm{kHz}, \quad L=720 \mu \mathrm{H}(120 \mu \mathrm{H}), L_{A}=6.3 \mu \mathrm{H}$
$C_{A}=9 \mu \mathrm{~F}, C_{C}=3 \mu \mathrm{~F}, C_{1-3}=6 \mu \mathrm{~F}$.
The component ratings along with the respective selected devices from the manufactures are provided in Table V. Fig. 11 shows experimental waveforms of the proposed converter. Fig. 11(a) shows the input current and two inductor currents illustrating the interleaving effect. As can be seen from Fig. 11(b) and (c) that both main and clamp switches are turned ON with ZVS. As is also seen from Fig. 11(d) that the diode is turned OFF with ZCS leading to negligible turn-off losses associated with reverse recovery characteristic.

Fig. 12 shows measured efficiency of the proposed converter. The peak measured efficiencies of the proposed converter with $N=1$ and $N=2$ are $97.6 \%$ at 400 W and $98.4 \%$ at 600 W ,

TABLE V
Component Ratings and Selected Devices

| Components |  | Rating | Selected devices |
| :---: | :---: | :---: | :---: |
| Main switches | $V_{p k}$ | 218 V | $\begin{gathered} \text { IXFH52N30Q } \\ (300 \mathrm{~V}, 52 \mathrm{~A}) \end{gathered}$ |
|  | $I_{r m s}$ | 14A |  |
| Clamp switches | $V_{p k}$ | 218 V | $\begin{gathered} \text { IXFH52N30Q } \\ (300 \mathrm{~V}, 52 \mathrm{~A}) \end{gathered}$ |
|  | $I_{r m s}$ | 3 A |  |
| Diodes | $V_{p k}$ | 380 V | $\begin{aligned} & \text { C3D10060A } \\ & (600 \mathrm{~V}, 10 \mathrm{~A}) \end{aligned}$ |
|  | $I_{a v}$ | 2.7 A |  |
| Filter inductors$L_{l}, L_{2}$ | Inductance | 720/120uH | Powder core CH467125 |
|  | $I_{\text {rms }}$ | 11A |  |
| Auxiliary inductor $L_{A}$ | Inductance | 6.3 uH | Powder core <br> CH400125 |
|  | $I_{r m s}$ | 8.6 A |  |
| Clamp capacitor $C_{C}$ | Capacitance | 3 uF | $\begin{gathered} \text { PCPW } 225 \\ 3 \mathrm{uF} \end{gathered}$ |
|  | $V_{p k}$ | 218 V |  |
|  | $I_{r m s}$ | 4.2A |  |
| Auxiliary capacitor $C_{A}$ | Capacitance | 9 uF | $\begin{gathered} \text { PCPW } 225 \\ 9 \mathrm{uF} \end{gathered}$ |
|  | $V_{p k}$ | 190 V |  |
|  | $I_{r m s}$ | 8.6 A |  |
| Output capacitors $C_{1} \sim C_{3}$ | Capacitance | 6 uF | $\begin{gathered} \text { PCPW } 225 \\ 6 \mathrm{uF} \end{gathered}$ |
|  | $V_{p k}$ | 380 V |  |
|  | $I_{\text {rms }}$ | 5.5 A |  |



Fig. 11. Experimental waveforms of the proposed converter (a) input and inductor currents, (b) voltage and current waveforms of main switch, (c) voltage and current waveforms of clamp switch, and (d) voltage and current waveforms of diode.


Fig. 12. Measured efficiency of the proposed converter.


Fig. 13. Loss analysis of the proposed converter with $N=2$ at full load.
respectively, when the input voltage $V_{i}$ is 60 V . The measured full-load efficiencies of the proposed converter with $N=1$ and $N=2$ are $93.5 \%$ and $94.3 \%$, respectively, when the input voltage $V_{i}$ is 60 V . In case of $N=1$ the switch conduction loss decreases, but the switch current at turn-off instant increases due to the increased duty cycle resulting in much increased turn-off switching losses. Since the turn-off switching loss is dominant the efficiency of the proposed converter with $N=1$ is approximately $1 \%$ lower than that of the proposed converter with $N=2$.

Fig. 13 shows loss analysis of the proposed converter with $N=2$ at full load. The total loss of the proposed converter is 70 W . The large portion of the losses comes from switch and diode conduction losses, which are $43 \%$ and $27 \%$ of the total loss, respectively. The switching loss of switches is very small due to ZVS turn-on operation. The switching loss of diodes associated reverse recovery is negligible due to the ZCS turnoff operation.

## V. CONCLUSION

This paper proposes a soft-switched dc-dc converter using voltage multiplier cells for high-step up application. The proposed converter employs two clamp switches which help not only clamp the voltage spikes caused by parasitic inductance, but also achieve ZVS turn ON of switches and ZCS turn OFF of diodes. The basic converter with $N=1$ has doubled voltage conversion ratio compared to the conventional boost converter. Combining the basic converter with multiplier cells increases flexibility in device selection. The proposed converter is compared to some high step-up converters in terms of component ratings. Experimental results from a $1-\mathrm{kW}$ prototype are provided to validate the proposed concept.

## References

[1] K. Hirachi and M. Yamanaka, "Circuit configuration of bidirectional DC/DC converter specific for small scale load leveling system," in Proc. IEE Power Convers. Conf., Apr. 2002, vol. 2, pp. 603-609.
[2] Q. Zhao and F. C. Lee, "High-efficiency, high step-up DC/DC converters," IEEE Trans. Power Electron., vol. 18, no. 1, pp. 65-73, Jan. 2003.
[3] T. J. Liang and K. C. Tseng, "Analysis of integrated boost flyback step-up converter," IEE Electr. Power Appl., vol. 152, no. 2, pp. 217-225, Mar. 2005.
[4] R. J. Wai and R. Y. Duan, "High-efficiency DC/DC converter with high voltage gain," IEE Electr. Power Appl., vol. 152, no. 4, pp. 793-802, Jul. 2005.
[5] B. Axelrod, Y. Berkovich, and A. Ioinovici, "Switched coupled-inductor cell for DC-DC converters with very large conversion ratio," in Proc. IEEE Ind. Electron. Conf., Nov. 2006, pp. 2366-2371.
[6] W. Li and X. He, "ZVT interleaved boost converters for high-efficiency, high step-up DC-DC conversion," Electr. Power Appl., vol. 1, no. 2, pp. 284-290, Mar. 2007.
[7] Y. Zhao, W. Li, and X. He, "Single-phase improved active clamp coupled-inductor-based converter with extended voltage doubler cell," IEEE Trans. Power Electron., vol. 27, no. 6, pp. 2869-2878, Jun. 2012.
[8] M. S. Makowski, "Realizability conditions and bounds on synthesis of switched-capacitor dc-dc voltage multiplier circuits," IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 44, no. 8, pp. 684-691, Aug. 1997.
[9] O. C. Mak, Y. C. Wong, and A. Ioinovici, "Step-up DC power supply based on a switched-capacitor circuit," IEEE Trans. Ind. Electron., vol. 42, no. 1, pp. 90-97, Feb. 1995.
[10] J. C. Rosas-Caro, J. M. Ramirez, and P. M. Garcia-Vite, "Novel DC-DC multilevel boost converter," in Proc. IEEE Power Electron. Spec. Conf., Jun. 2008, pp. 2146-2151.
[11] Y. Alcazar, D. de Souza Oliveira, F. Tofoli, and R. Torrico-Bascope, "DCDC nonisolated boost converter based on the three-state switching cell and voltage multiplier cells," IEEE Trans. Power Electron., to be published.
[12] Y. Jang and M. M Jovanovic, "Interleaved boost converter with intrinsic voltage-doubler characteristic for universal-line PFC front end," IEEE Trans. Power Electron., vol. 22, no. 4, pp. 1394-1401, Jul. 2007.
[13] M. Prudente, L. L. Pfitscher, and R. Gules, "Voltage multiplier cells applied to non-isolated DC-DC converters," IEEE Trans. Power Electron., vol. 23, no. 2, pp. 871-887, Mar. 2008.
[14] R. Gules, W. Meneghette dos Santos, R. C. Annunziato, E. F. R. Romaneli, and C. Q. Andrea, "A modified SEPIC converter with high static gain for renewable applications," in Proc. Brazilian Power Electron. Conf., Sep. 2011, pp. 162-167.
[15] W. Li, Y. Zhao, Y. Deng, and X. He, "Interleaved converter with voltage multiplier cell for high step-up and high-efficiency conversion," IEEE Trans. Power Electron., vol. 25, no. 9, pp. 2397-2408, Sep. 2010.
[16] S. Park, Y. Park, S. Choi, W. Choi, and K. Lee, "Soft-switched interleaved boost converters for high step-up and high power applications," IEEE Trans. Power Electron., vol. 26, no. 10, pp. 2906-2914, Oct. 2011.
[17] W. Li and X. He, "High step-up soft switching interleaved boost converters with cross-winding-coupled inductors and reduced auxiliary switch number," IET Power Electron., vol. 2, no. 2, pp. 125-133, 2009.
[18] P. Kim, S. Lee, J. Park, and S. Choi, "High step-up interleaved boost converters using voltage multiplier cells," in Proc. 8th Int. Conf. Power Electron., May/Jun. 2011, pp. 2844-2851.
[19] Y. Park, B. Jung, and S. Choi, "Nonisolated ZVZCS resonant PWM DCDC converter for high step-up and high-power applications," IEEE Trans. Power Electron., vol. 27, no. 8, pp. 3568-3575, Aug. 2012.


Sanghyuk Lee was born in Gangneung, Korea, in 1987. He received the B.S. degree in the Department of Electrical and Information Engineering, Seoul National University of Science and Technology, Seoul, Korea, in 2011, where he is currently working toward the M.S. degree.

His research interests include resonant converters and dc-dc converters for EV chargers.


Pyosoo Kim was born in Seoul, Korea, in 1981. He received the B.S. degree in control and instrumentation engineering from Hoseo University, Asan, Korea, in 2009, and the M.S. degree from the Department of Electrical and Information Engineering, Seoul National University of Science and Technology, Seoul, Korea, in 2011.

He is currently an Engineer of the Electric Vehicle Component Research and Development Group, POSCO ICT Electronics, Seoul, Korea. His research interests include battery chargers for electric vehicles and dc-dc converters for renewable energy.


Sewan Choi (S'92-M'96-SM'04) received the B.S. degree in electronic engineering from Inha University, Incheon, Korea, in 1985, and the M.S. and Ph.D. degrees in electrical engineering from Texas A\&M University, College Station, in 1992 and 1995, respectively.

From 1985 to 1990, he was with Daewoo Heavy Industries as a Research Engineer. From 1996 to 1997, he was a Principal Research Engineer at Samsung Electro-Mechanics Co., Seoul, Korea. In 1997, he joined the Department of Electrical and Information Engineering, Seoul National University of Science and Technology, Seoul, Korea, where he is currently a Professor. His research interests include power conversion technologies for renewable energy systems and dc-dc converters and battery chargers for electric vehicles.

Dr. Choi is an Associate Editor of the IEEE Transactions on Power Electronics and IEEE Transactions on Industry Applications.


[^0]:    Manuscript received July 30, 2012; revised October 23, 2012; accepted October 23, 2012. Date of current version December 24, 2012. This work was supported in part by the Seoul National University of Science and Technology and by the National Research Foundation of Korea (NRF) funded by the Korea government (MEST) under Grant 2012-0005045. Recommended for publication by Associate Editor B. Lehman.
    S. Lee and S. Choi are with the Department of Electrical and Information Engineering, Seoul National University of Science and Technology, Seoul 139-743, Korea (e-mail: do1781 @ seoultech.ac.kr; schoi@ seoultech.ac.kr).
    P. Kim is with POSCO ICT Co., Ltd., Seoul 136-701, Korea (e-mail: pskim81@poscoict.com).
    Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.

    Digital Object Identifier 10.1109/TPEL.2012.2227508

